PACE Lab : Programming Languages, Architecture, Compilers Education LaboratoryLink to Lab Webpage

Research AreasMemory System Design, Network-on-chip architectures, Cache Design in Multicore, Program Analysis, Parallelization, Code Optimization.
MembersFaculty : Madhu Mutyam, V. Krishna Nandivada, Rupesh Nasre.

Students/Scholars :
Project Staffs :

Recent Publications
  • Optimizing graph processing on GPUs using approximate computing: poster.  
           Somesh Singh , Rupesh Nasre
          Appeared in Proceedings of the 24th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2019, Washington, DC, USA, February 16-20, 2019, pp.395-396, Feb 2019
  • Compare less, defer more: scaling value-contexts based whole-program heap analyses.  
           Manas Thakur , V. Krishna Nandivada
          Appeared in Proceedings of the 28th International Conference on Compiler Construction, CC 2019, Washington, DC, USA, February 16-17, 2019, pp.135-146, Feb 2019
  • Efficiency and expressiveness in UW-OpenMP.  
           Raghesh A , V. Krishna Nandivada
          Appeared in Proceedings of the 28th International Conference on Compiler Construction, CC 2019, Washington, DC, USA, February 16-17, 2019, pp.182-192, Feb 2019
  • Formal Modeling and Verification of a Victim DRAM Cache.  
           Debiprasanna Sahoo , Swaraj Sha , Manoranjan Satpathy , Madhu Mutyam , S. Ramesh , Partha S. Roop
          Appeared in ACM Trans. Design Autom. Electr. Syst., Vol 24, pp.20:1-20:23, Jan 2019
  • Optimizing remote data transfers in X10.  
           Arun T , V. Krishna Nandivada
          Appeared in Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques, PACT 2018, Limassol, Cyprus, November 01-04, 2018, pp.27:1-27:15, Nov 2018

Sponsored Projects

© 2016 - All Rights Reserved - Dept of CSE, IIT Madras
Website Credits